In this paper, we present a compact quadrate-gate single-pole double-through RF switch. We could reduce the size of the multiple-gate high electron mobility transistor (HEMT) switch by reducing the length of the ohmic electrode and the distance between the source and drain electrodes without a severe degradation of switch performance. We developed the dielectric overhang gate process to reduce the distance between the source and drain electrodes of the multiple-gate HEMT switch. LC resonance using a stacked multilayer inductor was employed for the enhancement of isolation without extra area consumption.
Introduction
A switch is an important microwave component for timedivision multiple-access (TDMA) systems such as global system for mobile communication (GSM) and digital cellular system (DCS). 1) There is a growing need for a low-cost, low-loss RF switch according to the trend of the multi band and multi functionality of mobile communication devices.
2) The PiN diode switch has been largely replaced by the GaAs field effect transistor (FET) switch mainly because of its large power consumption. 1) Stacked FET or multiplegate high electron mobility transistor (HEMT) technology is being used for high power handling capability. 3) Various technologies, such as LC resonance and feed forward capacitors are often used for better performance. 4, 5) Cost is a primary consideration in selecting a switch. Recently Si RF switch has been developed for its low cost and compatibility with the complementary metal oxide semiconductor (CMOS) process. 6) However, owing to its low power handling capability, the Si RF switch is not often used as handset. GaAs FET is still the major device technology for the RF switch.
The cost of a switch IC is in proportion to the chip size. We analyzed the area of a multiple-gate FET based on GaAs p-HEMT technology. According to the analysis, chip size can be reduced without the degradation of performance by reducing ohmic electrode length (L OHMIC ) while increasing the total width of FET and by reducing the distance between the source and drain electrodes (L SD ). Dielectric overhang gate fabrication technology, which utilizes dielectric materials instead of conventional resists, was developed to reduce the L SD of multiple-gate FETs. LC resonance using, a stacked inductor was applied to the switch to improve isolation without extra area consumption.
Reducing Length of Ohmic Electrode
The length of the ohmic electrode is an important layout parameter of a switch transistor. When the length of the ohmic electrode is decreased, the isolation gets better and the loss increases. 7) At the same time, the transistor becomes smaller. However, to maintain a certain level of insertion loss with a smaller L OHMIC , we must increase the total width of the switch transistor. Thus, it is not clear whether reducing L OHMIC is advantageous.
Simplified eqs. (1)- (3) relate the area of FET and the performance of the switch transistor. Using these equations, we estimated the performances and the size of the HEMT transistor for various L OHMIC values, assuming a constant onresistance (R on ) of the switch transistor. The switch transistor was assumed to have quadrate-gates for high-power handling.
where R ON , which is assumed constant, is the on-state resistance of switch FET, r on is the on-state resistance per unit gate width of switch FET, C OFF is the off-state capacitance of switch FET, c off is the off-state capacitance per unit gate width of switch FET, W TOT is the total width of switch FET, L OHMIC is the length of ohmic electrode, L SD is the spacing between source and drain electrodes and A SWFET is the area of switch FET. Ohmic contact resistance (r c ) and off-state equivalent capacitance per unit gate width (c off ) are dependent on L OHMIC . Figures 1(a) and 1(b) show the measured r c and measured c off values for various L OHMIC values, respectively. r c was measured by the transmission line method (TLM). c off was extracted from the two-port S-parameter measurement of resistivity-biased quadrate-gate HEMTs, as in the inset of Fig. 1(b) . As L OHMIC decreases, r c increases and c off decreases with increasing rates. Figure 2 shows the estimated performances of switch transistors for various L OHMIC values obtained from the equations above. Figures 2(a)-2(d) show the on-resistance of the transistor per unit gate width (r on ), the total gate width (W TOT ) required to keep R ON constant, the size of the transistor (A SWFET ) and the total off-state capacitance (C OFF ) respectively. As L OHMIC decreases, r on increases due to the increase in r c and a larger device periphery is needed. However, r on does not show an increase rate as high as that shown by r c in Fig. 1(a) , because r c is just part of r on . L OHMIC , which is a multiplier of A SWFET in eq. (3), has a more profound effect on A SWFET than r c . Thus the switch transistor with a smaller L OHMIC decreases despite increases in r on and W TOT . In Fig. 2(d) , C OFF , which is a product of c off and W TOT , does not increase and is fairly constant because c off decreases as L OHMIC decreases.
This result shows that it is better for a smaller switch IC to reduce L OHMIC while increasing the total width of the switch transistor. The simplified eq. (1) has the problem of neglecting the distributed resistance effect and the resistance of the metal feed line. These resistances should be added to eq. (1) for higher accuracy; however, they can not profoundly change the trend of the switch transistor performance and the size of the transistor for L OHMIC reduction.
Reducing L SD by Dielectric Overhang Gate Process
Another important layout parameter for the switch transistor is L SD . It is clear that reducing L SD will result in decreases in the r on and the size of the switch transistor. Reducing L SD does not markedly increase c off , even though the source and drain electrodes get closer. Because the semiconductor in the source and drain regions is highly conductive, most of the off-state capacitance is induced between the highly conductive source and drain semiconductor regions.
To cope with the high power of GSM, multiple-gate or stacked-gate HEMT is often used.
3) We could simultaneously reduce the size and R on of the multiple-gate FET by reducing L SD . Multilayer resists are often used for gate formation. If the gate-to-gate distance is too small, the resist gate profile collapses easily. We developed a novel multiplegate process that reduces L SD by reducing the distance between the gates of multiple-gate HEMT. A Si 3 N 4 /SiO 2 dielectric overhang, which is more stable than resist, was used for the gate overhang profile. Figure 3 of 1000 Å and a SiO 2 layer of 300 Å were deposited in sequence. A 0.15 mm gate was defined using e-beam lithography. Reactive ion etching (RIE) using CF 4 /H 2 mixture gas etched away dielectric in the vertical direction. After the vertical etch using CF 4 /H 2 gas, a Si 3 N 4 layer of 400 Å remained, as shown in Fig. 3(a) . In Fig. 3(b) , SF 6 /Ar plasma was used to isotropically etch away Si 3 N 4 . The Si 3 N 4 etch selectivity over SiO 2 of SF 6 /Ar plasma is greater than 20. Figure 3(c) shows the dielectric overhang profile after the gate foot recess. Figure 3(d) shows the schematic cross section after the gate metal evaporation. Figures 3(e) and 3(f) show scanning electron microscopy (SEM) images of the dielectric overhang profile and the resultant quadrate gates. Using the dielectric overhang process, the gate-to-gate distance could be reduced to 0.25 mm.
SPDT Switch Using Dielectric Overhang Gate Process
Single-gate HEMT with a gate fabricated using the dielectric overhang gate process had a threshold voltage of À1 V, a maximum current density of 540 mA/mm, a maximum transconductance of 450 mS/mm and a BV DG of 9 V. Figures 4(a) and 4(b) show a schematic diagram and a microscopy image of the fabricated series-series type SPDT switch using quadrate-gate HEMTs. The total gate width of each device was 3 mm and L OHMIC was 0.5 mm. 
LC Resonance Using Stacked Inductor
The LC resonance switch has the merit of improved isolation and the demerit of large area consumption. 4) Inductor stacking technology for LC resonance was developed using a double-layer inductor stacked on top of a switch transistor. Benzocyclobutene (BCB) was used for the multilayer process for its low dielectric constant. Figures 5(a) and 5(b) show a microscopy image and a SEM image of the switch with the stacked inductor. A conductive semiconductor substrate or a metal plane below an inductor reduces the inductance and deteriorates the Q factor of the inductor. 8) To reduce the coupling effects, the inductor should be places as high as possible. We placed inductors 7 mm above the transistor. Figure 5(c) shows the insertion loss and isolation of the switch as functions of frequency. The insertion loss and isolation at a resonance frequency of 2.7 GHz were 1.0 and 16 dB, respectively.
Conclusions
We analyzed the relationship between chip size and the layout parameters of the multiple-gate HEMT switch. By reducing L OHMIC and L SD , we could make chip size of the switch smaller with little degradation of switch performance. Reducing L OHMIC resulted in an increase in r c , but the increase in r c could be compensated for by increasing the total gate width with a smaller chip size. By reducing L SD , we could reduce not only chip size but also R on . We developed the dielectric overhang gate process with which we could reduce the distance between gates to 0.25 mm. For the increase in isolation, LC resonance using a stacked double-layer inductor was developed. Because a multilayer inductor was stacked on a switch transistor, the inductor did not consume extra area. 
